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Abstract—This paper uses the simplified charge-based EKV
MOSFET model for studying the effects of total ionizing dose
(TID) on analog parameters and figures-of-merit (FoMs) of 28 nm
bulk MOSFETs. These effects are demonstrated to be fully
captured by the five key parameters of the simplified EKV
model. The latter are extracted from the measured transfer
characteristics at each TID. Despite the very few parameters,
both the simplified large- and small-signal models present an
excellent match with measurements at all levels of TID. The
impacts of TID on essential parameters, including the drain
leakage current, the threshold voltage, the slope factor, and the
specific current, are then evaluated. Finally, TID effects on the
transconductance Gm, the output conductance Gds, the intrinsic
gain Gm/Gds and the transconductance efficiency Gm/ID are
investigated.
Index Terms—analog parameters, transconductance efficiency,
EKV, intrinsic gain, inversion coefficient, TID, 28 nm bulk MOS-
FETs
I. INTRODUCTION
The forthcoming high-luminosity Large Hadron Collider
(HL-LHC) at CERN is expected to experience an unprece-
dented radiation level up to 1 Grad of total ionizing dose
(TID) over ten years of operation. This will be a challenge
for the electronic components of the innermost detectors,
including analog amplifiers, filters, analog-to-digital converters
and application-specific integrated circuits. For a long-term re-
liable operation, highly upgraded detecting systems are needed
with a higher bandwidth and more radiation-tolerant front-
end electronics. Aggressively downscaled CMOS technologies
bring a high operation speed and demonstrate the capability
of mitigating TID effects [1], [2]. Therefore, we have started
investigating the radiation tolerance of a commercial 28 nm
bulk CMOS process up to 1 Grad with the perspective of using
it for the future radiation-tolerant detectors [3], [4].
Our previous studies have shown that the dominant TID
effects on 28 nm bulk MOSFETs include a significant drain
leakage current increase, a subthreshold swing degradation, a
substantial drive current loss, a threshold voltage shift, and a
mobility reduction. Prior investigations have attributed these
parameter variations to radiation-induced charge generation
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and trapping related to dielectrics [5]. Although significant
progress has been made in understanding the underlying
physics of TID effects, not much work has been undertaken
about the effects on analog parameters and figures-of-merit
(FoMs). As a first step towards the characterization of these
effects, this work proposes to use the simplified charge-based
EKV MOSFET model which requires only five parameters to
fully describe the large- and small-signal characteristics over a
wide range of bias from weak to strong inversion and even for
advanced technology nodes [6], [7]. Additionally, the inversion
coefficient offers an efficient way to normalize the MOSFET
characteristics and to evaluate the transconductance efficiency
Gm/ID over a wide range of operating points.
This paper first describes the simplified EKV model, the
parameter extraction methodology and the model validation
with measurements in Section II. TID effects on extracted
model parameters are discussed in Section III, while the
impacts of TID on the intrinsic gain and the transconductance
efficiency are illustrated in Section IV and Section V. The
paper ends up with a brief conclusion.
II. THE SIMPLIFIED EKV MODEL AND THE RELATED
PARAMETERS
A. Model Description
The simplified charge-based EKV MOSFET model intro-
duces inversion coefficient IC to replace the overdrive voltage
VG − VT0 as an essential design parameter that spans the
entire range of operating points from weak via moderate to
strong inversion. IC identifies the channel inversion level of a
MOSFET and is defined as the normalized drain current [8]:
IC , ID|saturation/Ispec, (1)
where Ispec is the specific current defined as [8]
Ispec = Ispec ·W/L with Ispec , 2n ·µ0 ·Cox ·U2T , (2)
where Ispec is the specific current per square, n is the
slope factor, µ0 is the low-field channel mobility, Cox is
the gate oxide capacitance per unit area, and UT , kT/q
is the thermal voltage. Based on IC, operation regions of
a MOSFET can be classified as weak inversion (WI) for
IC 6 0.1, moderate inversion (MI) for 0.1 < IC 6 10,
and strong inversion (SI) for IC > 10.
Fig. 1. Extraction of the slope factor n and the specific current Ispec with an
example of a wide/long-channel nMOSFET.
Fig. 2. Extraction of the velocity saturation parameter λc with an example
of a wide/short-channel MOSFET.
To model the impact of velocity saturation (VS) on short-
channel devices, the parameter λc is introduced as [6]
λc = Lsat/L, (3)
with Lsat being the portion of the channel over which the
carrier drift velocity saturates. Including the effect of VS, the
normalized saturation voltage is then expressed as
(VP − VS)/UT =(VG − VT0 − n · VS)/(n · UT )
= ln [f(IC)/2] + f(IC),
f(IC) =
√
(λc · IC + 1)2 + 4 · IC − 1,
(4)
where VT0 is the threshold voltage.
Since TID has a strong impact on the drain leakage current,
the latter is approximated by a constant current adding to the
drain current. It constitutes an additional parameter Ileak to
the simplified EKV model which is straightforward to extract.
Note that the above normalization makes the simplified
EKV model independent of technology, which is entirely
captured by five parameters (VT0, n, Ispec, Lsat and Ileak).
This is the main reason for which we use it to investigate the
effects of TID on MOSFET characteristics.
B. Parameter Extraction
The parameter extraction starts with extracting the slope
factor n from the plateau of ID/(Gm · UT ) versus ID curve
in WI for a long-channel device, as illustrated in Fig. 1 for
measurements with respect to pre-irradiation and a high TID.
It is followed by the extraction of the specific current Ispec
Fig. 3. Modeled and measured transfer characteristics of n (a,c) and p (b,d)
types of MOSFETs with respect to pre-irradiation (solid markers) and a high
TID (open markers).
from the same plot as the current at the intersection of the
SI asymptote and the unity horizontal line. Having n and
Ispec, and therefore Ispec, we can then plot the normalized
transconductance efficiency Gm · n · UT /ID versus IC for a
short-channel device, as shown in Fig. 2. 1/λc is extracted
at the intersection of the SI asymptote 1/(λc · IC) and the
unity horizontal line. Having now extracted n, Ispec, and
λc, we can use (4) to calculate the overdrive voltage. The
threshold voltage VT0 is then extracted to fit the model with
the measured ID versus VGB curve. The last parameter is the
drain leakage current Ileak that is easily extracted from the
plateau of the ID versus VGB curve in WI, when available.
C. Large-signal Transfer Characteristics Validation
Fig. 3 compares the model to the measured transfer char-
acteristics for all investigated devices with respect to pre-
irradiation and a high TID. The simplified model matches pre-
irradiation measurements very well in all regions of operation,
demonstrating the capability of fully capturing the technology
with only five parameters. This excellent agreement extends
to all levels of TID, as plotted for the highest one in Fig. 3,
which confirms the promising use of this simplified model in
radiation-tolerant circuit design in nanoscale CMOS processes.
The comparison of measurements at pre-irradiation and a
high TID indicates a significant drain leakage current increase
for nMOSFETs (Fig. 3ac) and a substantial drive current loss
for pMOSFETs (Fig. 3bd) as well as a threshold voltage shift
and a slope factor degradation. Relevant parameters extracted
with the simplified model are discussed in Section III.
III. TID EFFECTS ON ANALOG PARAMETERS
The five model parameters are extracted for each TID by
following the procedures in Section II. Fig. 4 presents the
evolution of extracted parameters with TID. Fig. 4a illustrates
the significant drain leakage current increase for nMOSFETs,
Fig. 4. TID effects on the drain leakage current (a), the threshold voltage
(b), the slope factor (c), and the specific current per square (d) of n- and
pMOSFETs.
as also seen in Fig. 3ac. This increase is closely related to the
radiation-induced parasitic leakage current along the sidewalls
of the shallow-trench isolation (STI) [9].
Short-channel nMOSFETs present a slight threshold voltage
decrease in Fig. 4b. Due to the counterbalance of interface
over oxide charged traps, the threshold voltage of long-channel
nMOSFETs first decreases and then increases [10]. In contrast,
the superposed effects of oxide and interface charged traps
result in a threshold voltage increment for all pMOSFETs. The
increase reaches almost 350 mV for the narrow/long-channel
pMOSFET, which corresponds to the significant drive current
loss observed in Fig. 3d.
Except the narrow/long-channel pMOSFET, all other
pMOSFETs show a negligible slope factor increase in Fig. 4c.
The slope factor of nMOSFETs, especially two narrow-
channel devices, is more sensitive to TID. The slope factor
increase in narrow-channel MOSFETs is mostly due to the
charge trapping at STI-related border traps or interface traps.
For most of MOSFETs, the specific current (Fig. 4d) follows
the trend of the slope factor (Fig. 4c). However, the specific
current of pMOSFETs, particularly two narrow-channel de-
vices, starts to decrease at a certain TID. This demonstrates
the radiation-induced mobility reduction, as predicted by (2).
As a first conclusion, the model and measurements demon-
strate the high radiation tolerance of most of studied MOS-
FETs except some narrow-channel devices. Designers should
therefore be careful when using narrow-channel MOSFETs
for radiation-tolerant circuit design. Note that the velocity
saturation parameter λc remains almost constant with TID,
which is not shown here.
IV. TID EFFECTS ON THE INTRINSIC GAIN
The correct operation of many analog circuits relies on
a sufficient intrinsic gain of the transistors. Therefore, it is
crucial to investigate TID effects on this FoM. Fig. 5acd show
the transconductance Gm, the output conductance Gds and the
intrinsic gain Gm/Gds evaluated at the same operating point
Fig. 5. TID effects on the transconductance (ab), the output conductance (c),
and the intrinsic gain (d) of n- and pMOSFETs. This plot shares the legend
with Fig. 4.
Fig. 6. Output characteristics of wide/short-channel (3 µm/30 nm) n- and
pMOSFETs.
|VDB | = 1.1V and |VGB | = 0.7V as a function of TID. The
transconductance plotted in Fig. 5a includes the effects of both
threshold voltage shift and mobility reduction. It is basically
following the threshold voltage shift shown in Fig. 4b. The
transconductance of long-channel and narrow/short-channel
nMOSFETs first increases and then decreases, while that of
the narrow/short-channel device continuously increases until
the highest TID. Due to the significant threshold voltage incre-
ment, pMOSFETs present a substantial transconductance loss
that is higher than the same size of nMOSFETs. To eliminate
the effect of threshold voltage shift, the transconductance
at a constant overdrive voltage (|VGB − VT0| = 0.5V) is
shown in Fig. 5b. All studied MOSFETs are still having
a transconductance loss but less compared with Fig. 5a.
The remaining loss in Fig. 5b is from the radiation-induced
mobility reduction. Two narrow-channel pMOSFETs present
the most serious mobility reduction that is consistent with their
Ispec decrease shown in Fig. 4d.
Fig. 5c presents the evolution of output conductance
with TID. It increases for nMOSFETs and decreases for
pMOSFETs. This behavior can be clearly seen from the out-
put characteristics of wide/short-channel (3 µm/30 nm) n- and
pMOSFETs plotted in Fig. 6. After a high TID, the wide/short-
channel nMOSFET shows a lower Early voltage and hence
Fig. 7. Normalized transconductance efficiency of n (a) and p (b) types of
wide/long- and wide/short-channel MOSFETs with respect to pre-irradiation
and a high level of TID.
a higher output conductance, whereas the wide/short-channel
pMOSFET presents a higher Early voltage and a lower out-
put conductance. The observed modification in output con-
ductance demonstrates the radiation-enhanced drain-induced
barrier lowering (DIBL) for nMOSFETs and the radiation-
suppressed DIBL for pMOSFETs. The transconductance loss
and the output conductance increase result in a degraded
intrinsic gain for nMOSFETs, as shown in Fig. 5d. Owning
to a lower output conductance after irradiation, pMOSFETs
obtain a slightly improved intrinsic gain.
V. TID EFFECTS ON THE TRANSCONDUCTANCE
EFFICIENCY
The transconductance efficiency Gm/ID is an important
analog FoM for low-power analog circuit design. The normal-
ized transconductance efficiency of wide/long- and wide/short-
channel MOSFETs is illustrated in Fig. 7 which highlights the
VS-induced degradation at a high IC. Moreover, after a proper
normalization with extracted parameters, all the measured
points with respect to pre-irradiation and a high TID are seen
to nicely fall on the curves of the simplified EKV model. This
demonstrates the negligible effects of TID on the normalized
Gm/ID. Although the ionizing radiation affects the analog
parameters, the normalization strips off the TID effects from
the normalized transconductance efficiency. This inversion
coefficient based simplified model can therefore be promising
for radiation-tolerant low-power analog circuit design.
VI. CONCLUSION
The effects of high total ionizing dose on analog per-
formance of a 28 nm bulk CMOS process are investigated
using the simplified charge-based EKV MOSFET model that
requires only five parameters to fully describe the dc behavior
of MOSFETs. The parameters are first extracted for non-
irradiated n- and pMOSFETs of various sizes, hence vali-
dating the model. The same parameters are then extracted
at each TID up to 1 Grad. The drain leakage current is the
most seriously affected parameter, particularly for narrow-
channel nMOSFETs. The threshold voltage demonstrates a
slight change for nMOSFETs and a large increase for narrow-
channel pMOSFETs. The impact of TID on the intrinsic
gain is also investigated. It shows a reduction by half
for nMOSFETs, whereas it increases by up to 2.5x for
pMOSFETs. Finally, TID effects on the transconductance
efficiency Gm/Id is evaluated. After the proper parameter
extraction and normalization, TID shows a negligible influence
on the normalized transconductance efficiency. This study
shows that overall, the 28 nm bulk CMOS process is rather
radiation tolerant except for narrow/long-channel MOSFETs.
It also highlights the advantage of using the simplified charge-
based EKV MOSFET model for analyzing TID effects on
analog performance.
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